

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
3 October 2002 (03.10.2002)


PCT

(10) International Publication Number  
**WO 02/077807 A1**

- (51) International Patent Classification<sup>7</sup>: **G06F 9/455**
- (21) International Application Number: **PCT/US02/09719**
- (22) International Filing Date: **27 March 2002 (27.03.2002)**
- (25) Filing Language: **English**
- (26) Publication Language: **English**
- (30) Priority Data:  
**09/819,120**      **27 March 2001 (27.03.2001)**      **US**
- (71) Applicant: **SUN MICROSYSTEMS, INC.** [US/US];  
M/S: UPAL01-521, 901 San Antonio Road, Palo Alto, CA  
94303 (US).
- (72) Inventors: **SOKOLOV, Stepan**; 34832 Dorado Common,  
Fremont, CA 94555 (US). **WALLMAN, David**; 777 S.  
Mathilda Avenue #266, Sunnyvale, CA 94087 (US).
- (74) Agent: **VILLENEUVE, Joseph, M.**; Beyer Weaver &  
Thomas, LLP, P.O. Box 778, Berkeley, CA 94704-0778  
(US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI,  
SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA,  
ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,  
GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent

[Continued on next page]

(54) Title: **REDUCED INSTRUCTION SET FOR JAVA VIRTUAL MACHINES**



(57) Abstract: Techniques for implementing virtual machine instructions suitable for execution in virtual machines are disclosed. The inventive virtual machine instructions can effectively represent the complete set of operations performed by the conventional Java Bytecode instruction set. Moreover, the operations performed by conventional instructions can be performed by relatively fewer inventive virtual machine instructions. Thus, a more elegant, yet robust, virtual machine instruction set can be implemented. This, in turn, allows implementation of relatively simpler interpreters as well as allowing alternative uses of the limited 256 (28) Bytecode representation (e.g., a macro representing a set of commands). As a result, the performance of virtual machines, especially, those operating in systems with limited resources, can be improved by using the inventive virtual machine instructions.

WO 02/077807 A1



(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**Published:**

- *with international search report*
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

## PATENT APPLICATION

## REDUCED INSTRUCTION SET FOR JAVA VIRTUAL MACHINES

5

BACKGROUND OF THE INVENTION

The present invention relates generally to object-based high level programming environments, and more particularly, to virtual machine instruction sets suitable for execution in virtual machines operating in portable, platform independent programming environments

10

Recently, the Java™ programming environment has become quite popular. The Java™ programming language is a language that is designed to be portable enough to be executed on a wide range of computers ranging from small devices (e.g., pagers, cell phones and smart cards) up to supercomputers. Computer programs written in the Java programming language (and other languages) may be compiled into Java Bytecode instructions that are suitable for execution by a Java virtual machine implementation.

15

The Java virtual machine is commonly implemented in software by means of an interpreter for the Java virtual machine instruction set but, in general, may be software, hardware, or both. A particular Java virtual machine implementation and corresponding support libraries, together constitute a Java™ runtime environment.

20

Computer programs in the Java programming language are arranged in one or more classes or interfaces (referred to herein jointly as classes or class files). Such programs are generally platform, i.e., hardware and operating system, independent. As such, these computer programs may be executed without modification, on any computer that is able to run an implementation of the Java™ runtime environment. A class written in the Java programming language is compiled to a particular binary format called

25

the "class file format" that includes Java virtual machine instructions for the methods of a single class. In addition to the Java virtual machine instructions for the methods of a class, the class file format includes a significant amount of ancillary information that is associated with the class.

5 The class file format (as well as the general operation of the Java virtual machine) is described in some detail in The Java Virtual Machine Specification by Tim Lindholm and Frank Yellin (ISBN 0-201-31006-6), which is hereby incorporated herein by reference.

Conventional virtual machines interpreter decodes and executes the

10 Java Bytecode instructions, one instruction at a time during execution, e.g., "at runtime." To execute a Java instruction, typically, several operations have to be performed to obtain the information that is necessary to execute the Java instruction. For example, to invoke a method referenced by a Java bytecode, the virtual machine must perform several operations to

15 access the Constant Pool simply to identify the information necessary to locate and access the invoked method.

As described in The Java Virtual Machine Specification, one of the structures of a standard class file is known as the "Constant Pool." The Constant Pool is a data structure that has several uses. One of the uses of

20 the Constant Pool that is relevant to the present invention is that the Constant Pool contains the information that is needed to resolve various Java Instructions. To illustrate, Fig. 1 depicts a conventional computing environment 100 including a stream of Java Bytecodes 102, a constant pool 104 and an execution stack 106. The stream of Java Bytecodes 102

25 represents a series of bytes in a stream where one or more bytes can represent a Java Bytecode instruction. For example, a byte 108 can represent a Ldc (load constant on the execution stack) Bytecode command 108. Accordingly, the bytes 110 and 112 represent the parameters for the Ldc Bytecode command 108. In this case, these bytes respectively represent

30 a CP-IndexA 100 and CP-IndexB 112 that collectively represent the index to appropriate constant value in the constant pool 104. For example, bytes

C1, C2, C3 and C4 of the constant pool 104 can collectively represent the appropriate 4 byte (one word) constant C that is to be loaded to the top of the execution stack 106. It should be noted that Ldc Bytecode command 108 and its parameters represented by bytes 110 and 112 are collectively  
5 referred to herein as a Java Bytecode instruction.

In order to execute the Java Bytecode Ldc Instruction 108, at run time, an index to the Constant Pool 104 is constructed from the CP-IndexA and CP-IndexA. Once an index to the Constant Pool has been determined, the appropriate structures in the Constant Pool have to be accessed so that  
10 the appropriate constant value can be determined. Accordingly, the Java Bytecode Ldc instruction can be executed only after performing several operations at run time. As can be appreciated from the example above, the execution of a relatively simple instruction such as loading a constant value can take a significant amount of run time. Hence, this conventional  
15 technique is an inefficient approach that may result in significantly longer execution times.

Another problem is that the conventional Java Bytecode instruction set has more than 220 instructions. Moreover, there is a significant amount of redundancy between some instructions in the conventional Java  
20 Bytecode instruction set. For example, there are different Java Bytecode instructions for storing (or pushing) integer local variables on the execution stack (e.g., iLoad), and storing (or pushing) a pointer local variable on the execution stack (e.g., aLoad). However, the operations performed by these instructions are virtually identical, namely, storing (or pushing) 4 byte  
25 values (a word) on the execution stack. There is also a significant amount of overlap between some instructions of the conventional Java Bytecode instruction set. For example, there are 5 different Java Bytecode instructions for pushing one byte integer values on the execution stack (i.e., iconst\_1, iconst\_2, iconst\_3, iconst\_4 and iconst\_5). However, these  
30 operations virtually perform the same operations, namely, pushing a constant one byte integer value on the execution stack.

As noted above, the Java Bytecode instruction set has more than 220 instructions. This means that conventionally nearly all of the  $256 (2^8)$  allowable Bytecode values have to be assigned to Java instructions (commands or opcodes). As a result, Java interpreters are needlessly  
5 complex since they need to recognize a relatively large number of Java instructions and possibly implement various mechanisms for executing many instructions. Thus, the conventional Java Bytecode instruction set is not a very desirable solution for systems with limited resources (e.g., embedded systems)

10 Accordingly, there is a need for alternative instructions suitable for execution in virtual machines.

### SUMMARY OF THE INVENTION

15

To achieve the foregoing and other objects of the invention, techniques for implementing virtual machine instructions suitable for execution in virtual machines are disclosed. The inventive virtual machine instructions can effectively represent the complete set of operations  
20 performed by the conventional Java Bytecode instruction set. Moreover, the operations performed by conventional instructions can be performed by relatively fewer inventive virtual machine instructions. Furthermore, the inventive virtual machine instructions can be used to perform operations that cannot readily be performed by conventional Java Bytecode  
25 instructions. Thus, a more elegant yet robust virtual machine instruction set can be implemented. This in turn allows implementation of relatively simpler interpreters as well as allowing alternative uses of the limited  $256 (2^8)$  Bytecode representation (e.g., a macro representing a set of commands). As a result, the performance of virtual machines, especially,  
30 those operating in systems with limited resources, can be improved.

The invention can be implemented in numerous ways, including a system, an apparatus, a method or a computer readable medium. Several embodiments of the invention are discussed below.

As a set of virtual machine instructions suitable for execution in a virtual machine, one embodiment of the invention provides a set of virtual machine instructions representing a number of corresponding Java Bytecode executable instructions that are also suitable for execution in the virtual machine. The set of the virtual machine instructions consists of a number of virtual machine instructions which is less than the number of the corresponding Java Bytecode executable instructions. In addition, every one of the corresponding Java Bytecode executable instructions can be represented by at least one of the virtual machine instructions in the virtual machine instruction set.

As a method of converting a set of Java Bytecode executable instructions into a set of executable virtual machine instructions, one embodiment of the invention includes the acts of: receiving one or more bytes representing a Java Bytecode instruction suitable for execution in a virtual machine; selecting a corresponding virtual machine instruction. The corresponding virtual machine instruction are suitable for execution in the virtual machine and represent one or more operations that can be performed when the Java Bytecode instruction is executed. In addition, the virtual machine instruction can represent at least two or more Java Bytecode executable instructions such that operations that can be performed by executing the at least two or more Java Bytecode executable instructions can be performed by execution of the virtual machine instruction.

As a Java Bytecode instruction translator, one embodiment of the invention operates to convert a set of Java Bytecode executable instructions suitable for execution on a virtual machine into a set of corresponding executable virtual machine instructions. The corresponding virtual machine instructions are also suitable for execution in the virtual

machine and represent operations that can be performed by execution of a number of corresponding Java Bytecode instructions. In addition, the corresponding set of the virtual machine instructions consists of a number of virtual machine instructions that is less than the number of the corresponding Java Bytecode executable instructions.

Other aspects and advantages of the invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:

Fig. 1 depicts a conventional computing environment including a stream of Java Bytecodes, a constant pool, and an execution stack.

Fig. 2A is a block diagram representation of a computing environment including a Java Bytecode instruction translator in accordance with one embodiment of the invention.

Fig. 2B illustrates a mapping that can be performed by the Java Bytecode instruction translator of Fig. 2A in accordance with one embodiment of the invention.

Fig. 3 illustrates an internal representation of Java instructions in accordance with one embodiment of the invention.



Fig. 4A illustrates an internal representation of a set of Java Load Constant Bytecode instructions in accordance with one embodiment of the invention.

5 Fig. 4B illustrates a set of conventional Java Bytecode instructions that can be represented by an inventive Push command.

Fig. 4C illustrates an internal representation of a set of conventional Java Load Constant Bytecode instructions in accordance with another embodiment of the invention.

10 Fig. 4D illustrates a set of conventional Java Bytecode instructions that can be represented by a single PushL command in accordance with one embodiment of the invention.

Fig. 4E illustrates an internal representation of a set of Java Load Constant Bytecode instructions in accordance with yet another embodiment of the invention.

15 Fig. 4F illustrates a set of Java Bytecode instructions that can be represented by a single PushB command in accordance with one embodiment of the invention.

20 Fig. 5A illustrates an internal representation of a set of Java Load from a local variable instructions in accordance with another embodiment of the invention.

Fig. 5B illustrates a set of Java Bytecode instructions for loading 4 byte local variables that can be represented by an inventive Load command in accordance with one embodiment of the invention.

25 Fig. 5C illustrates a set of Java Bytecode instructions for loading 8 byte local variables in accordance with one embodiment of the invention.

Fig. 6A illustrates a computing environment including an Aload (load from array) virtual machine instruction in accordance with one embodiment of the invention.

Fig. 6B illustrates a set of conventional Java Bytecode instructions for loading arrays that can be represented by a single inventive virtual machine instruction in accordance with one embodiment of the invention.

5 Fig. 6C illustrates a computing environment including an AStore (store into array) virtual machine instruction in accordance with one embodiment of the invention.

Fig. 6D and 6E illustrate a set of conventional Java Bytecode instructions for storing arrays that can be represented by a single inventive virtual machine instruction.

10 Fig. 6F and 6G illustrate some Java conventional Bytecode instructions for performing conditional flow operations which can be represented by two inventive virtual machine instructions in accordance with one embodiment of the invention.

15 Fig. 7A illustrates a computing environment including an internal representation of a DUP instruction suitable for duplicating values on the stack in accordance with one embodiment of the invention.

Figs. 7B and 7C illustrate various Java Bytecode instructions that can be represented by an inventive virtual machine instruction in accordance with one embodiment of the invention.

20 Figs. 8A and 8B illustrate mapping of Java Bytecode return instructions to virtual machine instructions provided in accordance with one embodiment of the invention.

25 Fig. 9 illustrates a mapping of Java Bytecode instantiation instructions to the virtual machine instructions provided in accordance with one embodiment of the invention

### DETAILED DESCRIPTION OF THE INVENTION

As described in the background section, the Java programming environment has enjoyed widespread success. Therefore, there are

continuing efforts to extend the breadth of Java compatible devices and to improve the performance of such devices. One of the most significant factors influencing the performance of Java based programs on a particular platform is the performance of the underlying virtual machine. Accordingly,  
5 there have been extensive efforts by a number of entities to improve performance in Java compliant virtual machines.

To achieve this and other objects of the invention, techniques for implementing virtual machine instructions suitable for execution in virtual machines are disclosed. The inventive virtual machine instructions can  
10 effectively represent the complete set of operations performed by the conventional Java Bytecode instruction set. Moreover, the operations performed by conventional instructions can be performed by relatively fewer inventive virtual machine instructions. Furthermore, the inventive virtual machine instructions can be used to perform operations that cannot readily  
15 be performed by the conventional Java Bytecode instructions. Thus, a more elegant yet robust virtual machine instruction set can be implemented. This, in turn, allows implementation of relatively simpler interpreters as well as allowing for alternative uses of the limited 256 ( $2^8$ ) Bytecode representation (e.g., a macro representing a set of commands). As a  
20 result, the performance of virtual machines, especially, those operating in systems with limited resources, can be improved.

Embodiments of the invention are discussed below with reference to Figs. 2–9. However, those skilled in the art will readily appreciate that the detailed description given herein with respect to these figures is for explanatory  
25 purposes only as the invention extends beyond these limited embodiments.

Fig. 2A is a block diagram representation of a computing environment 200 including a Java Bytecode instruction translator 202 in accordance with one embodiment of the invention. The Java Bytecode instruction translator 202 operates to convert one or more bytes of a Java  
30 Bytecode stream 204, representing a Java Bytecode instruction 205 into a virtual machine instruction 206 containing one or more bytes. The Java

Bytecode instruction 205 in the Java Bytecode stream 204 can be, for example, a "Lcd" command 108 with its associated parameters 110 and 112, as described in Fig. 1.

Typically, one byte of the virtual machine instruction 206 is  
5 designated to represent a virtual machine command (or opcode). In addition, one or more additional bytes may be associated with the virtual machine command (or opcode) to represent its parameters. As a result, one or more bytes of the virtual machine instruction 206 can represent a Java Bytecode instruction having one or more bytes that collectively  
10 represent a Java Bytecode instruction, namely a command and possibly the parameters associated with the command (e.g., a one byte Java iconst\_1 Bytecode instruction, three bytes representing Java Bytecode Lcd instruction, etc).

As will be appreciated, the virtual machine instruction 206 can  
15 represent similar virtual machine operations that the Java Bytecode instruction 205 represents. In addition, the virtual machine instruction 206 can be loaded by a virtual machine instruction loader 208 into a virtual machine 210 as an internal representation 212. As will become apparent, the internal representation 212 can be used to significantly improve the  
20 performance of the virtual machine.

Furthermore, the Java Bytecode instruction translator 202 is capable of converting a set of Java Bytecode executable instructions into a more elegant set of instructions that is especially suitable for systems with limited resources. The operations performed by a conventional Bytecode  
25 instruction set can effectively be represented by fewer inventive virtual machine instructions. Accordingly, the number of the executable virtual machine instructions can be significantly less than the number of conventional Java Bytecode executable instructions needed to perform the same set of operations. In other words, two or more distinct conventional  
30 Java Bytecode executable instructions can effectively be mapped into an inventive virtual machine instruction.

To elaborate, Fig. 2B illustrates a mapping 250 that can be performed, for example, by the Java Bytecode instruction translator 202 in accordance with one embodiment of the invention. As illustrated in Fig. 2B, a set of conventional Java Bytecode executable instructions 252 can be mapped into a corresponding set of inventive virtual machine instructions 254. It should be noted that the set of Java Bytecode executable instructions 252 consists of M instructions, Bytecode Instructions ( $BC_1$ - $BC_M$ ). It should also be noted that each of the Byte code Instructions  $BC_1$ - $BC_M$  represent a unique instruction in the set of Java Bytecode executable instructions 252. As will be appreciated, the corresponding set of executable virtual machine instructions 254 consists of N instructions ( $AVM_1$ - $AVM_N$ ), a number that can be significantly less than M (the number of Java Bytecode executable instructions 252). Accordingly, two or more Byte code Instructions of the Java Bytecode executable instructions 252 can be mapped into the same executable virtual machine instruction. For example, Bytecode Instructions  $BC_i$ ,  $BC_j$  and  $BC_k$  can all be mapped into the same virtual machine executable instruction, namely, the instruction  $AVM_1$ . In addition, as will be described below, two or more inventive virtual machine instructions from the set 254 can be combined to effectively represent a Java Bytecode instruction in the set 252.

As noted above, a virtual machine instruction, for example, the instruction  $AVM_1$ , can be loaded by a virtual machine instruction loader into a virtual machine as an internal representation that can be used to significantly improve the performance of the virtual machine. Fig. 3 illustrates an internal representation 300 in accordance with one embodiment of the invention. The internal representation 300 can, for example, be implemented as a data structure embodied in a computer readable medium that is suitable for use by a virtual machine. As shown in Fig. 3, the internal representation 300 includes a pair of streams, namely, a code stream 302 and a data stream 304.

It should be noted that conventionally Java Bytecode instructions are internally represented as a single stream in the virtual machine. However, as shown in Fig. 3, the internal representation 300 includes a pair of streams, namely, a code stream 302 and a data stream 304. More details about representing instructions as a pair of streams can be found in the U.S. Patent Application No. 09/703,449, entitled "IMPROVED FRAMEWORKS FOR LOADING AND EXECUTION OF OBJECT-BASED PROGRAMS".

Each one of the entries in the code stream 302 and/or data stream 304 represent one or more bytes. The code stream 302 includes various virtual machine commands (or instructions) 306, 308 and 310. The virtual machine commands (or instruction) 306 represents a virtual machine instruction that does not have any parameters associated with it. On the other hand, each of the virtual machine commands B and C have associated data parameters that are represented in the data stream 304. More particularly, data B is the corresponding data parameter of the virtual machine command B, and data C1 and C2 are the data parameters associated with the command C.

It should be noted that the inventive virtual machine command B and data B represents one or more conventional Java Bytecodes which have been converted, for example, by the Java Bytecode instruction translator 202 of Fig. 2A. Similarly, the virtual machine command C, data C1 and C2 collectively represent the one or more Java Bytecodes that have been converted into an inventive virtual machine instruction with its appropriate data parameters.

Fig. 4A illustrates an internal representation 400 of a set of Java Load Constant Bytecode instructions in accordance with one embodiment of the invention. The internal representation 400 can, for example, be implemented as a data structure embodied in a computer readable medium that is suitable for use by a virtual machine.

In the described embodiment, each entry in the code stream 402 and data stream 404 represents one byte. As such, the code stream 402 includes a one byte Push command 406, representing an inventive virtual machine command suitable for representation of one or more conventional Java Load Constant Bytecode instructions. The data stream 404 includes the data parameters associated with the Push command 406, namely, bytes A, B, C and D. As will be appreciated, at execution time, the virtual machine can execute the Push command 406. Accordingly, the value represented by the bytes A, B, C and D in the data stream 404 can be pushed on the execution stack. In this way, the Push command 406 can effectively represent various Java Bytecode instructions that push values represented by 4 bytes (one word) on the execution stack at run time. Fig. 4B illustrates a set of conventional Java Bytecode instructions that can be represented by an inventive Push command (e.g., Push command 406).

Fig. 4C illustrates an internal representation 410 of a set of conventional Java Load Constant Bytecode instructions in accordance with another embodiment of the invention. Similar to the internal representation 400 of Fig. 4A, the internal representation 410 includes a pair of streams, namely, the code stream 402 and data stream 404, wherein each entry in the streams represents one byte. However, in Fig. 4B, the code stream 402 includes a one byte PushL command 412, representing another inventive virtual machine instruction suitable for representation of one or more Java Load Constant Bytecode instructions. It should be noted that the PushL command 412 has 8 bytes of data associated with it, namely, the bytes represented by A, B, C, D, E, F, G and H in the data stream 404. At execution time, the virtual machine can execute the PushL command 412 to push the value represented by the bytes A, B, C, D, E, F, G and H in the data stream 404, on the top of the execution stack. Accordingly, the PushL command 412 can effectively represent various Java Bytecode instructions that push 8 byte (two word) values on the execution stack at run time. Fig. 4D illustrates a set of conventional Java Bytecode instructions that can be

represented by a single PushL command (e.g., PushL command 412) in accordance with one embodiment of the invention.

Fig. 4E illustrates an internal representation 420 of a set of Java Load Constant Bytecode instructions in accordance with yet another embodiment of the invention. Again, the internal representation 420 includes the code stream 402 and data stream 404, wherein each entry in the streams represents one byte. However, in Fig. 4E, the code stream 402 includes a one byte PushB command 422, representing yet another inventive virtual machine instruction suitable for representation of one or more Java Load Constant Bytecode instructions. It should be noted that the PushB command 422 has a one byte data parameter A associated with it. As shown in Fig. 4E, the data parameter can be stored in the code stream 402. However, it should be noted that in accordance with other embodiment of the invention, the data parameter A can be stored in the data stream 404. In any case, the PushB command 422 can effectively represent various Java Bytecode instructions that push one byte values on the execution stack at run time. Fig. 4F illustrates a set of Java Bytecode instructions that can be represented by a single PushB command (e.g., PushB command 422) in accordance with one embodiment of the invention.

Fig. 5A illustrates an internal representation 500 of a set of Java "Load from a local variable" instructions in accordance with another embodiment of the invention. In the described embodiment, a code stream 502 of the internal representation 500 includes a Load command 506, representing an inventive virtual machine instruction suitable for representation of one or more Java "Load from a local variable" Bytecode instructions. It should be noted that the Load command 506 has a one byte parameter associated with it, namely, an index 508 in the data stream 504. As will be appreciated, at run time, the Load command 506 can be executed by a virtual machine to load (or push) a local variable on top of the execution stack 520. By way of example, an offset 522 can indicate the starting offset for the local variables stored on the execution stack 520.



Accordingly, an offset<sub>i</sub> 524 identifies the position in the execution stack 520 which corresponds to the index<sub>i</sub> 508 shown in Fig. 5A.

It should be noted that in the described embodiment, the Load command 506 is used to load local variables as 4 bytes (one word). As a result, the value indicated by the 4 bytes A, B, C and D (starting at offset<sub>i</sub> 524 ) is loaded on the top of the execution stack 520 when the Load command 506 is executed. In this manner, the Load command 506 and index<sub>i</sub> 508 can be used to load (or Push) 4 byte local variables on top of the execution stack at run time. As will be appreciated, the Load command 506 can effectively represent various conventional Java Bytecode instructions. Fig. 5B illustrates a set of Java Bytecode instructions for loading 4 byte local variables that can be represented by an inventive Load command (e.g., Load command 412) in accordance with one embodiment of the invention.

It should be noted that the invention also provides for loading local variables that do not have values represented by 4 bytes. For example, Fig. 5C illustrates a set of Java Bytecode instructions for loading 8 byte local variables in accordance with one embodiment of the invention. As will be appreciated, all of the Java Bytecode instructions listed in Fig. 5C can be represented by a single inventive virtual machine instruction (e.g., a LoadL command). The LoadL command can operate, for example, in a similar manner as discussed above.

In addition, the invention provides for loading values from arrays into an execution stack. By way of example, Fig. 6A illustrates a computing environment 600 in accordance with one embodiment of the invention. The computing environment 600 includes an array 602 representative of a Java array stored in a portion of a memory of the computing environment 600. An execution stack 604 is also depicted in Fig. 6. As will be appreciated, an inventive virtual machine instruction ALoad (array load) 605 can be utilized to facilitate loading of various values from the array 602 to the top of the execution stack 604.

During the execution of the virtual machine instruction ALoad 605, an array-reference 606 can be utilized (e.g., resolved) to determine the location of the array 602. In addition, an array-index 608 can be used to identify the appropriate offset of the array 602 and thereby indicate the appropriate value that is to be loaded from the array 602 on the execution stack 604. As will be appreciated, the inventive virtual machine instruction ALoad can be used to load the appropriate values from various types of arrays (e.g., 1 byte, 2 bytes, 4 bytes, 8 bytes arrays). To achieve this, a header 610 of the array 602 can be read to determine the arrays' type. Accordingly, based on the type of the array 602 as indicated by the header 610, the appropriate value that is to be loaded from the array can be determined by using the array-index 608. This value can then be loaded onto the top of the execution stack 604.

Thus, the inventive virtual machine instruction ALoad can effectively represent various Java Bytecode instructions that are used to load values from an array. Fig. 6B illustrates a set of conventional Java Bytecode instructions for loading arrays that can be represented by a single inventive virtual machine instruction (e.g., ALoad ) in accordance with one embodiment of the invention.

As will be appreciated, the invention also provides for virtual machine instructions used to store values into arrays. By way of example, Fig. 6C illustrates a computing environment 620 in accordance with one embodiment of the invention. An inventive AStore 622 (store into array) virtual machine instruction can be used to store various values from the execution stack 604 into different types of arrays in accordance with one embodiment of the invention. Again, the header 610 of the array 602 can be read to determine the array's type. Based on the array's type, the appropriate value (i.e., the appropriate number of bytes N on the execution stack 604 of Fig. 6B) can be determined. This value can then be stored in the array 602 by using the array-index 626. Thus, the inventive virtual machine instruction ALoad can effectively represent various Java Bytecode

instructions that are used to store values into an array. Figs. 6D and 6E illustrate a set of conventional Java Bytecode instructions for storing arrays that can be represented by an inventive virtual machine instruction (e.g., Astore) in accordance with one embodiment of the invention.

5           Still further, two or more of the inventive virtual machine instructions can be combined to perform relatively more complicated operations in accordance with one embodiment of the invention. By way of example, the conditional flow control operation performed by the Java Bytecode instruction "lcmp" (compare two long values on the stack and based on the  
10   comparison push 0 or 1 on the stack) can effectively be performed by performing an inventive virtual machine instruction LSUB (Long subdivision) followed by another inventive virtual machine instruction JMPEQ (Jump if equal). Fig. 6F and 6G illustrate some Java conventional Bytecode instructions for performing conditional flow operations which can be  
15   represented by two inventive virtual machine instructions in accordance with one embodiment of the invention.

The invention also provides for inventive operations that cannot be performed by Java Bytecode instructions. By way of example, an inventive virtual machine operation "DUP" is provided in accordance with one  
20   embodiment of the invention. The inventive virtual machine instruction DUP allows values in various positions on the execution stack to be duplicated on the top of the execution stack. Fig. 7A illustrates a computing environment 700 including an internal representation 701 of a DUP instruction 702 suitable for duplicating values on the stack in accordance  
25   with one embodiment of the invention. The internal representation 701 includes a pair of streams, namely, a code stream 402 and a data stream 404. In the described embodiment, each entry in the code stream 402 and data stream 404 represents one byte. The inventive virtual machine instruction DUP 702 is associated with a data parameter A in the code  
30   stream 402. Again, it should be noted that Data parameter A can be implemented in the data stream 404. In any case, the data parameter A

indicates which 4 byte value (word value) on an execution stack 704 should be duplicated on the top of the execution stack 704. The data parameter A can indicate, for example, an offset from the top of the execution stack 704. As shown in Fig. 7A, the data parameter A can be a reference to  $W_i$ , a word (4 byte) value on the execution stack. Accordingly, at execution time, the virtual machine can execute the DUP command 702. As a result, the  $W_i$  word will be duplicated on the top of the stack. Thus, as will be appreciated, the inventive DUP virtual machine instructions can effectively replace various Java Byte instructions that operate to duplicate 4 byte values on top of the execution. Fig. 7B illustrates some of these Java Bytecode instructions. Similarly, as illustrated in Fig. 7C, an inventive DUPL virtual machine can be provided to effectively replace various Java Bytecode instructions that operate to duplicate 8 byte values (2 words) on top of the execution stack.

It should be noted that conventional Java Bytecode instructions only allow for duplication of values in certain positions on the execution stack (i.e, dup, dup\_x1 and dup\_x2 respectively allow duplication of  $W_1$ ,  $W_2$  and  $W_3$  on the stack). However, the inventive virtual machine instructions DUP and DUPL can be used to duplicate a much wider range of values on the execution stack (e.g.,  $W_4$ ,  $W_i$ ,  $W_N$ , etc.)

Figs. 8A and 8B illustrate mapping of Java Bytecode "Return" instructions to virtual machine instructions provided in accordance with one embodiment of the invention. As shown in Fig. 8A, various Java Bytecode instructions can be effectively mapped into a Return virtual machine instruction. As will be appreciated, the Return virtual machine instruction operates to put 4 byte values (one word) on the execution stack in a similar manner as the virtual machine instructions for loading constants on the stack described above (e.g., iload). Fig. 8B illustrates a mapping of Java Bytecode return instructions to a "Lreturn" virtual machine instruction that can operate to put 8 byte values (two words) on the execution stack.

In a similar manner, Fig. 9 illustrates a mapping of Java Bytecode instantiation instructions to the virtual machine instructions provided in accordance with one embodiment of the invention. Again, the four various Java Bytecode instructions can be effectively mapped into a virtual machine instruction (e.g., NEW). The virtual machine instruction NEW operates to instantiate objects and arrays of various types. In one embodiment, the inventive virtual machine instruction NEW operates to determine the types of the objects or arrays based on the parameter value of the Bytecode instantiation instructions. As will be appreciated, the Bytecode instructions for instantiation are typically followed by a parameter value that indicates the type. Thus, the parameter value is readily available and can be used to allow the NEW virtual machine instruction to instantiate the appropriate type at execution time.

Appendix A illustrates mapping of a set of conventional Java Bytecode instructions to one or more of the inventive virtual machine instructions listed in the right column.

The many features and advantages of the present invention are apparent from the written description, and thus, it is intended by the appended claims to cover all such features and advantages of the invention. Further, since numerous modifications and changes will readily occur to those skilled in the art, it is not desired to limit the invention to the exact construction and operation as illustrated and described. Hence, all suitable modifications and equivalents may be resorted to as falling within the scope of the invention.

*What is claimed is:*

# Appendix A

|             |               |
|-------------|---------------|
| nop         | IGNORE_OPCODE |
| aconst_null | OP_PUSHB      |
| iconst_m1   | OP_PUSHB      |
| iconst_0    | OP_PUSHB      |
| iconst_1    | OP_PUSHB      |
| iconst_2    | OP_PUSHB      |
| iconst_3    | OP_PUSHB      |
| iconst_4    | OP_PUSHB      |
| iconst_5    | OP_PUSHB      |
| lconst_0    | OP_PUSHL      |
| lconst_1    | OP_PUSHL      |
| fconst_0    | OP_PUSH       |
| fconst_1    | OP_PUSH       |
| fconst_2    | OP_PUSH       |
| dconst_0    | OP_PUSHL      |
| dconst_1    | OP_PUSHL      |
| bipush      | OP_PUSHB      |
| sipush      | OP_PUSH       |
| ldc         | OP_PUSH       |
| ldc_w       | OP_PUSH       |
| ldc2_w      | OP_PUSHL      |
| iload       | OP_LOAD       |
| lload       | OP_LOADL      |
| fload       | OP_LOAD       |
| dload       | OP_LOADL      |
| aload       | OP_LOAD       |
| iload_0     | OP_LOAD       |
| iload_1     | OP_LOAD       |
| iload_2     | OP_LOAD       |
| iload_3     | OP_LOAD       |
| lload_0     | OP_LOADL      |
| lload_1     | OP_LOADL      |

|          |          |
|----------|----------|
| lload_2  | OP_LOADL |
| lload_3  | OP_LOADL |
| fload_0  | OP_LOADL |
| fload_1  | OP_LOAD  |
| fload_2  | OP_LOAD  |
| fload_3  | OP_LOAD  |
| dload_0  | OP_LOADL |
| dload_1  | OP_LOADL |
| dload_2  | OP_LOADL |
| dload_3  | OP_LOADL |
| aload_0  | OP_LOAD  |
| aload_1  | OP_LOAD  |
| aload_2  | OP_LOAD  |
| aload_3  | OP_LOAD  |
| iaload   | OP_ALOAD |
| laload   | OP_ALOAD |
| faload   | OP_ALOAD |
| daload   | OP_ALOAD |
| aaload   | OP_ALOAD |
| baload   | OP_ALOAD |
| caload   | OP_ALOAD |
| saload   | OP_ALOAD |
| istore   | OP_STOR  |
| lstore   | OP_STORL |
| fstore   | OP_STOR  |
| dstore   | OP_STORL |
| astore   | OP_STOR  |
| istore_0 | OP_STOR  |
| istore_1 | OP_STOR  |
| istore_2 | OP_STOR  |
| istore_3 | OP_STOR  |
| lstore_0 | OP_STORL |
| lstore_1 | OP_STORL |
| lstore_2 | OP_STORL |
| lstore_3 | OP_STORL |

|          |            |
|----------|------------|
| fstore_0 | OP_STOR    |
| fstore_1 | OP_STOR    |
| fstore_2 | OP_STOR    |
| fstore_3 | OP_STOR    |
| dstore_0 | OP_STORL   |
| dstore_1 | OP_STORL   |
| dstore_2 | OP_STORL   |
| dstore_3 | OP_STORL   |
| astore_0 | OP_STOR    |
| astore_1 | OP_STOR    |
| astore_2 | OP_STOR    |
| astore_3 | OP_STOR    |
| iastore  | OP_ASTORE  |
| lastore  | OP_ASTOREL |
| fastore  | OP_ASTORE  |
| dastore  | OP_ASTOREL |
| aastore  | OP_ASTORE  |
| bastore  | OP_ASTORE  |
| castore  | OP_ASTORE  |
| sastore  | OP_ASTORE  |
| pop      | OP_POP     |
| pop2     | OP_POP     |
| dup      | OP_DUP     |
| dup_x1   | OP_DUP     |
| dup_x2   | OP_DUP     |
| dup2     | OP_DUPL    |
| dup2_x1  | OP_DUPL    |
| dup2_x2  | OP_DUPL    |
| swap     | OP_SWAP    |
| iadd     | OP_IADD    |
| ladd     | OP_LADD    |
| fadd     | OP_FADD    |
| dadd     | OP_DADD    |
| isub     | OP_ISUB    |
| lsub     | OP_LSUB    |



|       |               |
|-------|---------------|
| fsub  | OP_FSUB       |
| dsub  | OP_DSUB       |
| imul  | OP_IMUL       |
| lmul  | OP_LMUL       |
| fmul  | OP_FMUL       |
| dmul  | OP_DMUL       |
| idiv  | OP_IDIV       |
| ldiv  | OP_LDIV       |
| fdiv  | OP_FDIV       |
| ddiv  | OP_DDIV       |
| irem  | OP_IREM       |
| lrem  | OP_LREM       |
| frem  | OP_FREM       |
| drem  | OP_DREM       |
| ineg  | OP_INEG       |
| lneg  | OP_LNEG       |
| fneg  | OP_FNEG       |
| dneg  | OP_DNEG       |
| ishl  | OP_ISHL       |
| lshl  | OP_LSHL       |
| ishr  | OP_ISHR       |
| lshr  | OP_LSHR       |
| iushr | OP_IUSHR      |
| lushr | OP_LUSHR      |
| iand  | OP_IAND       |
| land  | OP_LAND       |
| ior   | OP_IOR        |
| lor   | OP_LOR        |
| ixor  | OP_IXOR       |
| lxor  | OP_LXOR       |
| iinc  | OP_IINC       |
| i2l   | OP_I2L        |
| i2f   | IGNORE_OPCODE |
| i2d   | OP_I2D        |
| l2i   | OP_L2I        |

|              |                    |
|--------------|--------------------|
| 12f          | OP_L2F             |
| 12d          | OP_L2D             |
| f2i          | IGNORE_OPCODE      |
| f2l          | OP_F2L             |
| f2d          | OP_F2D             |
| d2i          | OP_D2I             |
| d2l          | OP_D2L             |
| d2f          | OP_D2F             |
| i2b          | IGNORE_OPCODE      |
| i2c          | IGNORE_OPCODE      |
| i2s          | IGNORE_OPCODE      |
| lcmp         | OP_LSUB, OP_JMPEQ  |
| fcmpl        | OP_FSUB, OP_JMPLE  |
| fcmpg        | OP_FSUB, OP_JMPGE  |
| dcmpl        | OP_DCMPL, OP_JMPLE |
| dcmpg        | OP_DCMPL, OP_JMPGE |
| ifeq         | OP_JMPEQ           |
| ifne         | OP_JMPNE           |
| iflt         | OP_JMPLT           |
| ifge         | OP_JMPGE           |
| ifgt         | OP_JMPGT           |
| ifle         | OP_JMPLE           |
| if icmpeq    | OP_ISUB, OP_JMPEQ  |
| if icmpne    | OP_ISUB, OP_JMPNE  |
| if icmplt    | OP_ISUB, OP_JMPLT  |
| if icmpge    | OP_ISUB, OP_JMPGE  |
| if icmpgt    | OP_ISUB, OP_JMPGT  |
| if icmple    | OP_ISUB, OP_JMPLE  |
| if acmpeq    | OP_ISUB, OP_JMPEQ  |
| if acmpne    | OP_ISUB, OP_JMPNE  |
| goto         | OP_JMP             |
| jsr          | OP_JSR             |
| ret          | OP_RET             |
| tablesswitch | OP_SWITCH          |
| lookupswitch | OP_SWITCH          |

|                 |                |
|-----------------|----------------|
| ireturn         | OP_RETURN      |
| lreturn         | OP_LRETURN     |
| freturn         | OP_RETURN      |
| dreturn         | OP_LRETURN     |
| areturn         | OP_RETURN      |
| return          | OP_RETURNV     |
| getstatic       | OP_RESOLVE     |
| putstatic       | OP_RESOLVEP    |
| getfield        | OP_RESOLVE     |
| putfield        | OP_RESOLVEP    |
| invokevirtual   | OP_RESOLVE     |
| invokespecial   | OP_RESOLVE     |
| invokestatic    | OP_RESOLVE     |
| invokeinterface | OP_RESOLVE     |
| xxxunusedxxx    | IGNORE_OPCODE  |
| new             | OP_NEW         |
| newarray        | OP_NEW         |
| anewarray       | OP_NEW         |
| arraylength     | OP_ARRAYLENGTH |
| athrow          | OP_THROW       |
| checkcast       | IGNORE_OPCODE  |
| instanceof      | OP_INSTANCEOF  |
| monitorenter    | OP_MUTEXINC    |
| monitorexit     | OP_MUTEXDEC    |
| wide            | OP_WIDE        |
| multianewarray  | OP_NEW         |
| ifnull          | OP_JMPEQ       |
| ifnonnull       | OP_JMPNE       |
| goto_w          | OP_JMP         |
| jsr_w           | OP_JSR         |

**CLAIMS**

1. A set of virtual machine instructions suitable for execution in a virtual  
5 machine, the set of virtual machine instructions representing a number of  
corresponding Java Bytecode executable instructions that are also suitable  
for execution in the virtual machine,  
wherein the set of the virtual machine instructions consists of a  
number of virtual machine instructions which is less than the number of the  
10 corresponding Java Bytecode executable instructions, and  
wherein every one of the corresponding Java Bytecode executable  
instructions can be represented by at least one of the virtual machine  
instructions in the virtual machine instruction set.
- 15 2. A set of virtual machine instructions as recited in claim 1, wherein the  
number of virtual machine instructions is about 30 to 50 percent of the  
number of the corresponding Java Bytecode executable instructions.
3. A set of virtual machine instructions as recited in claim 1 or 2, wherein  
20 two or more Java Bytecode executable instructions are represented by one  
virtual machine instruction.
4. A set of virtual machine instructions as recited in any of the preceding  
claims wherein at least one of the Java Bytecode executable instructions  
25 can be represented by the two or more virtual machine instructions.
5. A set of virtual machine instructions as recited in claim 4, wherein the  
least one Java Bytecode executable instruction that can be represented by  
the two or more virtual machine instructions is a conditional data flow  
30 operation.

6. A set of virtual machine instructions as recited in any of the preceding claims, wherein the set includes at least one virtual machine instruction that represents at least one operation that cannot be represented by any one of the Java Bytecode executable instructions.

5

7. A set of virtual machine instructions as recited in claim 6, wherein the at least one virtual machine instruction that cannot be represented by any one of the Java Bytecode executable instructions represents a duplicate stack operation.

10

8. A set of virtual machine instructions as recited in any of the preceding claims, wherein at least one virtual machine instruction is internally represented in the virtual machine by a pair of streams.

15

9. A set of virtual machine instructions as recited in claim 8, wherein the pair of streams includes a code stream and a data stream,  
wherein the code stream is suitable for containing a code portion of the at least one virtual machine instruction,  
and the data stream is suitable for containing a data portion of the at least one virtual machine instruction.

20

10. A method of converting a set of Java Bytecode executable instructions into a set of executable virtual machine instructions, the method comprising:

receiving one or more bytes representing a Java Bytecode  
instruction suitable for execution in a virtual machine;  
selecting a corresponding virtual machine instruction, the  
corresponding virtual machine instruction suitable for execution in  
the virtual machine and representing one or more operations that  
can be performed when the Java Bytecode instruction is executed;  
and  
wherein the virtual machine instruction can represent at least two or  
more Java Bytecode executable instructions such that operations that can

30

be performed by executing the at least two or more Java Bytecode executable instructions can be performed by execution of the virtual machine instruction.

5 11. A method as recited in claim 10, wherein the method further comprises:  
loading the virtual machine instruction into the virtual machine as an internal representation with a pair of streams.

10 12. A method as recited in claim 10 or 11, wherein the pair of streams includes a code stream and a data stream, the code stream suitable for containing a code portion of the at least one virtual machine instruction, and the data stream suitable for containing a data portion of the at least one virtual machine instruction.

15 13. A Java Bytecode instruction translator operating to convert a set of Java Bytecode executable instructions suitable for execution on a virtual machine into a set of corresponding executable virtual machine instructions, wherein the corresponding virtual machine instructions are also suitable for execution in the virtual machine and represent operations that can be  
20 performed by execution of a number of corresponding Java Bytecode instructions, and

wherein the corresponding set of the virtual machine instructions consists of a number of virtual machine instructions that is less than the number of the corresponding Java Bytecode executable instructions.

25 14. A Java Bytecode instruction translator as recited in claim 13, wherein two or more Java Bytecode executable instructions are represented by one virtual machine instruction.

30 15. A Java Bytecode instruction translator as recited in claim 13, wherein at least one of the Java Bytecode executable instructions can be represented by two or more virtual machine instructions.

16. A Java Bytecode instruction translator as recited in claim 15, wherein the least one Java Bytecode executable instruction is a conditional data flow operation.

5

17. A Java Bytecode instruction translator as recited in any of claims 13-16, wherein the set includes at least one virtual machine instruction that represents operations that cannot be represented by any one of the Java Bytecode executable instructions.

10

18. A Java Bytecode instruction translator as recited in claim 17, wherein the at least one virtual machine instruction represents a duplicate stack operation.


15

19. A Java Bytecode instruction translator as recited in any of claims 13-18, wherein at least one virtual machine instruction is internally represented in the virtual machine by a pair of streams.


20


20. A Java Bytecode instruction translator as recited in claim 19, wherein the pair of streams includes a code stream and a data stream,  
wherein the code stream is suitable for containing a code portion of the at least one virtual machine instruction, and  
wherein the data stream is suitable for containing a data portion of the at least one virtual machine instruction.


25

**Fig. 1**






**Fig. 2B**

**Fig. 3**


400



|             |
|-------------|
| <b>PUSH</b> |
| fconst_0    |
| fconst_1    |
| fconst_2    |
| sipush      |
| ldc         |
| ldc_w       |


**Fig. 4B**

**Fig. 4A**

**Fig. 4C**


| OP_PUSHL |  |
|----------|--|
| lconst_0 |  |
| lconst_1 |  |
| dconst_0 |  |
| dconst_1 |  |
| ldc2_w   |  |

**Fig. 4D**

**Fig. 4E**

| PUSHB       |  |
|-------------|--|
| aconst_null |  |
| iconst_m1   |  |
| iconst_0    |  |
| iconst_1    |  |
| iconst_2    |  |
| iconst_3    |  |
|             |  |
| iconst_5    |  |
| bipush      |  |

**Fig. 4F**

**Fig. 5A**

**LOAD**

|         |
|---------|
| iload   |
| fload   |
| aload   |
| iload_0 |
| iload_1 |
| iload_2 |
| iload_3 |
| fload_1 |
| fload_2 |
| fload_3 |
| aload_0 |
| aload_1 |
| aload_2 |
| aload_3 |

**Fig. 5B****LOADL**

|         |
|---------|
| lload   |
| dload   |
| lload_0 |
| lload_1 |
| lload_2 |
| lload_3 |
| fload_0 |
| dload_0 |
| dload_1 |
| dload_2 |
| dload_3 |

**Fig. 5C**








Fig. 6A

| ALOAD  |  |
|--------|--|
| iaload |  |
| laload |  |
| faload |  |
| daload |  |
| aaload |  |
| baload |  |
| caload |  |
| saload |  |


Fig. 6B



**Fig. 6C**



**Fig. 6 D**






**Fig. 6 E**

|       |                   |
|-------|-------------------|
| lcmp  | OP_LSUB, OP_JMPEQ |
| fcmpl | OP_FSUB, OP_JMPLE |
| fcmpg | OP_FSUB, OP_JMPGE |
| dcmpl | OP_DCMP, OP_JMPLE |
| dcmpg | OP_DCMP, OP_JMPGE |

**Fig. 6F**

|           |                   |
|-----------|-------------------|
| if_icmpeq | OP_ISUB, OP_JMPEQ |
| if_icmpne | OP_ISUB, OP_JMPNE |
| if_icmplt | OP_ISUB, OP_JMPLT |
| if_icmpge | OP_ISUB, OP_JMPGE |
| if_icmpgt | OP_ISUB, OP_JMPGT |
| if_icmple | OP_ISUB, OP_JMPLE |
| if_acmpeq | OP_ISUB, OP_JMPEQ |
| if_acmpne | OP_ISUB, OP_JMPNE |

**Fig. 6G**

**Fig. 7A****Fig. 7B****Fig. 7C**

| NEW            |  |
|----------------|--|
| New            |  |
| Newarray       |  |
| Anewarray      |  |
| Multianewarray |  |

| LRETURN |  |
|---------|--|
| Lreturn |  |
| Dreturn |  |

| RETURN  |  |
|---------|--|
| Ireturn |  |
| Freturn |  |
| Areturn |  |

Fig. 9

Fig. 8B

Fig. 8A

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/09719

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 G06F9/455

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, IBM-TDB

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

| Category * | Citation of document, with indication, where appropriate, of the relevant passages   | Relevant to claim No. |
|------------|--|-----------------------|
| Y          | "J EXECUTABLE FILE FORMAT (JEFF)<br>SPECIFICATION, DRAFT"<br>J CONSORTIUM JEFF WORKING GROUP, 'Online!<br>22 February 2001 (2001-02-22), page 1-43<br>XP002208357<br>Retrieved from the Internet:<br><URL:http://web.archive.org/web/2001022219<br>0836/http://www.j-consortium.org/jeffwg/je<br>ff_spec_00_10_12.pdf or<br>http://www.j-consortium.org/jeffwg/jeff_sp<br>ec_00_10_12.pdf> 'retrieved on 2002-08-01!<br>page 31, paragraph 4.1<br>page 39, paragraph 4.2.13<br>page 39, paragraph 4.2.14<br>page 40-42 | 1-9,<br>11-20         |
| Y          | -----<br>-/--  | 10                    |

☒ Further documents are listed in the continuation of box C.☐ Patent family members are listed in annex.

## \* Special categories of cited documents:

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*&amp;\* document member of the same patent family

Date of the actual completion of the international search

6 August 2002

Date of mailing of the international search report

20/08/2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Krischer, S

## INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 02/09719

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages   | Relevant to claim No. |
|------------|--|-----------------------|
| Y          | MCNELEY K J ET AL: "EMULATING A COMPLEX INSTRUCTION SET COMPUTER WITH A REDUCED INSTRUCTION SET COMPUTER"<br>IEEE MICRO, IEEE INC. NEW YORK, US,<br>vol. 7, no. 1, February 1987 (1987-02),<br>pages 60-71, XP000827611<br>ISSN: 0272-1732<br>page 62, right-hand column, paragraph 2<br>-----   | 1-9,<br>11-20         |
| Y          | JEAN-PAUL BILLON: "JEFFWEG4 (J Executable File Format) Release 1.0 Achievements,<br>9/29/2000"<br>J CONSORTIUM JEFF WORKING GROUP, 'Online!<br>22 February 2001 (2001-02-22), page 1-24<br>XP002208358<br>Retrieved from the Internet:<br><URL:http://web.archive.org/web/2001022219<br>0836/http://www.j-consortium.org/jeffwg/je<br>ffwg4.pdf or<br>http://www.j-consortium.org/jeffwg/jeffwg4<br>.pdf> 'retrieved on 2002-08-01!<br>page 6<br>----- | 10                    |

**THIS PAGE BLANK (USPTO)**